A collection of designs for FPGA's at RTL level as well as integrated circuits with Cadence Encounter and Virtuoso.
Primary LanguageVerilog