Adr-hyng/FPGA-Counters
This repo is for our final term project for Hardware Description Language using FPGA Board to explore real-time simulation using Verilog.
Verilog
This repo is for our final term project for Hardware Description Language using FPGA Board to explore real-time simulation using Verilog.
Verilog