Parametric Uart Communication module implemented and tested on fpga hardware.
Primary LanguageVerilog