Multi-cycle RISC-V processor with RV32I/E[M] implementation, built during a few days off.
Primary LanguageVerilogCERN Open Hardware Licence Version 2 - PermissiveCERN-OHL-P-2.0