The register in timeloop is accessible to all PEs, right?
Opened this issue · 1 comments
ziyuhuang123 commented
The register in timeloop is accessible to all PEs, right?
angshuman-parashar commented
Are you talking about a specific hardware configuration? Timeloop has no built-in notion of a "register" or a "PE" -- these are things that a user can name when designing an architecture for Timeloop to model.