This is work-in-progress (WIP) refactored implementation of "Retreival-guided Reinforcement Learning for Boolean Circuit Minimization" work published in ICLR 2024.
Primary LanguageVerilogGNU General Public License v3.0GPL-3.0