PyHDI/veriloggen

Indirect access RAM in Veriloggen.Thread.Stream

shtaxxx opened this issue · 1 comments

shtaxxx commented

I think Indirect access RAM can be realized based on stream.LUT.

shtaxxx commented

Similar features, such as strm.read_RAM, strm.write_RAM, strm.Scratchpad are already supported.