Design and verification of sequential distributed Arithmetic & Logic Unit which accepts many inputs and generates output for desired inputs
SikkandarSulaiman/Distributed-ALU
Design and verification of sequential distributed Arithmetic & Logic Unit which accepts many inputs and generates output for desired inputs
SystemVerilog