/Verilog-A-model-for-junctionless-transistor

JUNCTIONLESS TRANSISTOR VERILOG-A MODEL FOR CIRCUIT SIMULATION WITH GATE LENGTH OF 20nm

Primary LanguageSourcePawn

Stargazers

No one’s star this repository yet.