CVC: Shorts between defined power
Opened this issue · 0 comments
d-m-bailey commented
when all nodes are defined, there may be small shorts between defined power.
say across an nmos VDD -> VDD-Vth[Nth]
check to see if there is a leak path.
Opened this issue · 0 comments
when all nodes are defined, there may be small shorts between defined power.
say across an nmos VDD -> VDD-Vth[Nth]
check to see if there is a leak path.