Image --(UART)--> FPGA, edge detection filter --(VGA)--> PC Monitor
Primary LanguageVHDL
No issues in this repository yet.