tisannai opened this issue 2 years ago · 2 comments
Verilog is supported by tree-sitter, but the mode is missing from "tree-sitter-langs--init-major-mode-alist" listing.
I have created a PR at #93
This should now be available.