Design, Implementation and Characterization of a Novel Robust-by-Construction Arbiter PUF Circuit on Xilinx FPGAs
Primary LanguageVerilogMIT LicenseMIT
This repository is not active