Opened this issue a year ago · 0 comments
Originally posted by jiyong00 August 8, 2023 Does anyone know how to write "default" as vsc.coverpoint in systemverilog style coverpoint as follows?
zero_delay : coverpoint cov_delay { bins ZERO = {1}; bins MORE = default; } ```</div>