Verga is the Verilog simulator, written by Jeffery P. Hansen for the TkGate digital circuit editor and simulator. This project (Verga++) is the standalone version of Verga ported to C++ language.
Primary LanguageC++GNU General Public License v2.0GPL-2.0
No issues in this repository yet.