/Real-time-edge-detection-on-FPGA

Computer Architecture course's project Fall 2018, Innopolis University.

Primary LanguageVerilog

Watchers