A small Mill-like core with belt registers for the Lattice ICE40 fpga's
Primary LanguageVerilog
This repository is not active