A simple Verilog SPI master / slave implementation featuring all 4 modes.
Primary LanguageVerilogGNU Lesser General Public License v2.1LGPL-2.1