Logical or does not work correctly.

[jayacotton]

At assembly time, a value that should produce f0 generates 78h

Looks like a 2 complement issue of some kind.

So, mvi a,(x|y|z)<1 will fix the bug. Need to track this one down.