A single cycle processor implemented in Verilog. Final Project for ENG EC413 - Computer Organization (Fall 2019).
Note: All files in the .src folder should be added as sources to your Vivado project (including the .vmh files, if you intend to use them)