A model Multimedia SIMD processor using Sony Cell SPU architecture and implemented with SystemVerilog.
The processor supports instruction level parallellism, data, structural and control hazard managing and branch prediction for instructions executed.
To run write the assembly code a file named opcode.txt to provide the instructions in our processor's LSR