A FPGA core for the arcade game, Rygar (1986).
Primary LanguageVHDLMIT LicenseMIT
This repo has been moved to the MiSTer project: https://github.com/MiSTer-devel/Arcade-Rygar_MiSTer