leonardt opened this issue 7 years ago · 0 comments
Emit the equivalent Verilog code (in terms of ice40 primitives), compile through Verilator and check against the Python simulation functions