plctlab/plct-gem5

Out-of-order CPU model for the RISC-V Vector extension

Opened this issue · 0 comments

soniab commented

Hi,

Can I use the Out-of-order CPU model for the RISC-V Vector extension with this Gem5 simulator?

Regards,
Sonia