8051 soft CPU core. 700-lines statements for 111 instructions . Fully synthesizable Verilog-2001 core.
Primary LanguageVerilogApache License 2.0Apache-2.0