Non-blocking write miss

[shaybarak]

The L1 data cache has a single word buffer for handling write misses in the background.
On the next L1 data cache access, we first wait for the background write to complete, if it hasn't already, then we handle the new cache access (which may itself return early and be processed in the background if it's a new write).