siddhpant/verilog-practice

Old noob practice stuff (Incomplete due to broken network; Will complete repo later. Also ignore commit messages)

SystemVerilog