A pipelined implementation of the MIPS processor featuring hazard detection as well as forwarding
Primary LanguageVerilog