51963002 opened this issue 7 years ago · 1 comments
I think you can.... in conjuction with host CPU cause only 4 of 8 steps implemented on FPGA