Tests for bridge data integrity

[kevinmehall]

The bridge (spid + firmware) could use extensive tests to verify data integrity by echoing randomly-sized packets on multiple channels to test all edge cases (queued packets, transfers with multiple channels, etc). I wrote a tool to parse logic analyser dumps for timing margin violations, which could be used in conjunction with this test tool. As a starting point, look at port_test.