logic-synthesis-benchmarks

There are 1 repositories under logic-synthesis-benchmarks topic.

  • NYU-MLDA/OpenABC

    OpenABC-D is a large-scale labeled dataset generated by synthesizing open source hardware IPs. This dataset can be used for various graph level prediction problems in chip design.

    Language:Verilog10811519