venkatarun95

I develop Performance Verification and Synthesis, which is a way to use formal methods to design systems that perform reliably

UT Austin