/CPU54-Pipeline

CPU based on MIPS with 5-stage pipeline and cache, working with DDR2 memory and SD card.

Primary LanguageCoq

CPU54-Static-Pipeline

  • V1 不带内部前推
  • V2 实现了内部前推和乘法
  • SD-DDR-Cache 实现了三级存储