A 32-bit implementation of a Multiply Accumulate in ASIC format using Cadence and Synopsys EDA tools.
Primary LanguageVerilog