An implementation of a RISC 16-bit processor with custom Datapath and Controller.
Primary LanguageVerilog