Integer Clock Divider implementation using Verilog.
Primary LanguageVerilog
No one’s star this repository yet.