Generator of verilog description for FPGA MobileNet implementation
Primary LanguageVerilog
No one’s watching this repository yet.