/BenEatersSAP1

A FPGA implementation of Ben Eater's SAP-1 computer using the Digilent's BASYS 3 board.

Primary LanguageVerilog

Watchers