A Gate-Level Design Based Verilog Code Parser that finds the Path from all Input to Output Nodes.
Primary LanguagePython