AkshayXPatil/Physical-Layout-Design
Complete design of USART interface with baud rate selection
Verilog
Watchers
No one’s watching this repository yet.
Complete design of USART interface with baud rate selection
Verilog
No one’s watching this repository yet.