A Single Cycle RISCV written in Verilog
Primary LanguageVerilog
ADD SUB SLTI SLLI SRLI SRAI OR AND XOR MUL