/Single-Cycle-RISCV-CPU

A Single Cycle RISCV written in Verilog

Primary LanguageVerilog

Single-Cycle-RISCV-CPU

Supported Operation

ADD SUB SLTI SLLI SRLI SRAI OR AND XOR MUL