harvard-cpu Assignment for my Digital Systems Design course. Golden model & pipeline implementations of a Harvard architecture CPU in System Verilog.