Benchmarks for Approximate Circuit Synthesis
Primary LanguageVerilog
No one’s watching this repository yet.