AmoghJohri/Direct_Mapped_Cache

Implementing a direct mapped cache in verilog and demonstrating the different hit rates by varying the number of lines/blocks and also by varying the number of words per line/block.

Verilog