Generate Verilog code from a KiCad netlist
Primary LanguagePythonMIT LicenseMIT
No one’s star this repository yet.