CNN acceleration on virtex-7 FPGA with verilog HDL
Primary LanguageVerilog
No one’s watching this repository yet.