Semester Project on FPGA - Verilog implementation on Sobel Filter for Edge detection on FPGA
Primary LanguageVerilogGNU General Public License v3.0GPL-3.0