Design a sequential circuit (FSM) and implement using Verilog
Primary LanguageVerilog
No issues in this repository yet.