My first verilog project included this stack based CPU, using 4 stacks (only 3 implemented)
Primary LanguageVerilog