/SimpleProcessor_Verilog

A simple processor designed using Verilog and Altera DE1 development board.

Primary LanguageVerilog

Watchers